

PCT


WORLD INTELLECTUAL PROPERTY ORGANIZATION
International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁵ : G11C 11/404, 11/44	A1	(11) International Publication Number: WO 94/15340 (43) International Publication Date: 7 July 1994 (07.07.94)
<p>(21) International Application Number: PCT/GB93/02581</p> <p>(22) International Filing Date: 17 December 1993 (17.12.93)</p> <p>(30) Priority Data: 9226382.1 18 December 1992 (18.12.92) GB</p> <p>(71) Applicant (for JP only): HITACHI LIMITED [JP/JP]; New Marunouchi Building, 5-1, Marunouchi 1-chome, Chiyoda-ku, Tokyo 100 (JP).</p> <p>(71) Applicant (for all designated States except JP): HITACHI EUROPE LIMITED [GB/GB]; Whitebrook Park, Lower Cookham Road, Maidenhead, Berkshire SL6 8YA (GB).</p> <p>(72) Inventors: NAKAZATO, Kazuo; 30 Almoners Avenue, Cambridge CB1 4PA (GB). AHMED, Haroon; 28 Millington Road, Cambridge CB3 9HP (GB).</p> <p>(74) Agents: READ, Matthew, Charles et al.; Venner, Shipley & Co, 20 Little Britain, London EC1A 7DH (GB).</p>		<p>(81) Designated States: JP, European patent (AT, BE, CH, DE, DK, ES, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).</p> <p>Published <i>With international search report.</i></p>

(54) Title: **MEMORY DEVICE**



(57) Abstract

A memory cell includes a memory node (2) to which is connected a multiple tunnel junction device (MTJ1) with a side gate (8). The node exhibits first and second quantised memory states for which the level of stored charge is limited by Coulomb Blockade and a surplus or shortfall of a small number of electrons for example ten electrons, can be used to represent quantised memory states. The state of the node is detected by an electrometer MTJ3. Arrays of separately addressable memory cells M_{mn} are described. Side gated GaAs MTJ structures formed by selective etching and lithography are described. Also, gate structures which modulate a conductive channel with depletion regions to form multiple tunnel junctions are disclosed.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AT	Austria	GB	United Kingdom	MR	Mauritania
AU	Australia	GE	Georgia	MW	Malawi
BB	Barbados	GN	Guinea	NE	Niger
BE	Belgium	GR	Greece	NL	Netherlands
BF	Burkina Faso	HU	Hungary	NO	Norway
BG	Bulgaria	IE	Ireland	NZ	New Zealand
BJ	Benin	IT	Italy	PL	Poland
BR	Brazil	JP	Japan	PT	Portugal
BY	Belarus	KE	Kenya	RO	Romania
CA	Canada	KG	Kyrgyzstan	RU	Russian Federation
CF	Central African Republic	KP	Democratic People's Republic of Korea	SD	Sudan
CG	Congo	KR	Republic of Korea	SE	Sweden
CH	Switzerland	KZ	Kazakhstan	SI	Slovenia
CI	Côte d'Ivoire	LI	Liechtenstein	SK	Slovakia
CM	Cameroon	LV	Latvia	SN	Senegal
CN	China	LK	Sri Lanka	TD	Chad
CS	Czechoslovakia	LU	Luxembourg	TG	Togo
CZ	Czech Republic	LV	Latvia	TJ	Tajikistan
DE	Germany	MC	Monaco	TT	Trinidad and Tobago
DK	Denmark	MD	Republic of Moldova	UA	Ukraine
ES	Spain	MG	Madagascar	US	United States of America
FI	Finland	ML	Mali	UZ	Uzbekistan
FR	France	MN	Mongolia	VN	Viet Nam
GA	Gabon				

- 1 -

MEMORY DEVICE

This invention relates to a memory device.

5

Semiconductor memory devices are becoming smaller, with a consequent reduction in power consumption per bit. However, the size reduction results in a decrease in the number of electrons at each storage node and the
10 statistical fluctuation in the number of electrons becomes large so that the electrons cannot be controlled by conventional methods.

For a nanofabricated structure, if one electron is
15 added to a nanofabricated island, the charging energy will increase. Consequently, an electron cannot enter the island when the charging energy is larger than the thermal energy. This is known as Coulomb Blockade.

20 Coulomb Blockade was described by Gorter, C.J., Physica, 17, pp 777 - 780 (1951) in relation to charge carrier transport through films of oxidised metal grains. However, Coulomb Blockade has attracted much interest recently when it was demonstrated that a single electron transistor could be
25 produced [Fulton, T.A. and Dolan G.J.: "Observation of Single-Electron Charging Effects in Small Tunnel

- 2 -

Junctions", Phys. Rev. Lett., 1987, 59, pp 109 - 112]. A turnstile for the transfer of individual electrons has recently been demonstrated [Geerligs, L.J Andereg, V.F., Holweg, P.A.M., Mooij, J.E., Pothier, H., Esteve, D.,
5 Urbina, C., and Devoret, M.H.,: "Frequency- Locked Turnstile Device for Single Electrons", Phys. Rev. Lett., 1990, 64 pp 2691-2694].

Also, reference is directed to Averin, D.V., and Likharev, K.K.: "Single electronics: A Correlated Transfer of
10 Single Electrons and Cooper Pairs in Systems of Small Tunnel Junctions", in B.L. Altshuler, P.A. Lee, and R.A. Webb (Ed); "Mesoscopic Phenomena in Solids", (Elsevier, Amsterdam, 1991), pp 173 - 271.

15

In our EP-A-0562751, there is described a device in which a plurality of storage nodes are provided which exhibit first and second stable storage states, in which electron transport to each node is through series connected tunnel
20 junction devices and limited by Coulomb Blockade. A clocking system is provided to control the switching between electron states at each node. The concept of bistable or internal memory at a node, achieved by a series connected capacitance and a series of tunnel junctions or a multiple
25 tunnel junction device is discussed in Averin, D.V., and Likharev, K.K.: "Possible Applications of Single Charge

- 3 -

"Tunnelling" in H. Grabert and M.H. Devoret: "Single Charge Tunnelling" (Plenum Press, New York, 1992) pp 311-332.

- 5 It is an object of the present invention to provide a memory cell that uses Coulomb Blockade to control the electron number at the node, which can be controllably and reliably shifted between stable electron storage states, and which can form a building block for arrays of such cells, which
10 can be addressed individually.

According to the invention from a first aspect, there is provided a memory device including a memory cell that comprises: a memory node for storing charge; means for
15 providing a tunnel barrier configuration for charge carriers, coupled to the memory node in such a manner that the node exhibits first and second quantised memory states for which the level of stored charge is limited by Coulomb Blockade; gate means for producing a field that influences
20 the tunnel barrier configuration; and control means for controlling the probability of charge carriers tunnelling through the tunnel barrier configuration to produce a transition between the quantised states at the node.

- 25 The device may include capacitor means coupled to the memory node, and the control means may include means for applying

- 4 -

a gate voltage across the capacitor means and the tunnel barrier configuration for controlling the probability of charge tunneling through the barrier means to produce said transition between the quantised state at the node.

5

The control means may include means for controlling the field produced by the gate means so as to control the probability of charge tunnelling through the barrier means to produce said transition between quantised states at the

10 node.

The cell conveniently includes an output means for example an electrometer for providing a logical output signal in response to the memory state of the memory node.

15

The invention also includes a plurality of the memory cells arranged in an array, and in accordance with the invention, the cells may be separably addressable for writing data to, or reading data from each cell individually.

20

In a second aspect, to provide individual cell addressability, the invention provides a memory device including a memory cell that comprises: a memory node for storing charge; means for providing a multiple tunnel
25 barrier configuration for charge carriers, coupled to the memory node, in such a manner that the node exhibits first

- 5 -

and second quantised memory states for which the level of stored charge is limited by Coulomb Blockade; and control means for controlling the probability of charge carriers tunnelling through the tunnel barrier configuration to
5 produce a transition between the quantised states at the node, including first and second means for applying respective control potentials to the cell, the node being switched between said first and second states in response to predetermined combinations of said control potentials.

10

The or each memory cell can be formed by selectively etching a δ -doped layer that forms an essentially two dimensional conductive layer, although other tunnel junction configurations can be used.

15

Further features and advantages of the invention will be apparent from the following description of examples thereof and the accompanying drawings in which:

FIGURE 1 is a schematic circuit diagram of a nanofabricated
20 memory cell connected to an electrometer, in accordance with the invention;

FIGURE 2 is a graph illustrating the principle of operation of the device shown in Figure 1 wherein the voltage on the memory node of the memory cell is plotted as a
25 function of gate voltage, for cyclic operation with n electrons on the memory node;

- 6 -

FIGURE 3 is a schematic illustration of the structure of MTJ1 of Figure 1;

FIGURE 4 is a bird's eye view (derived from a scanning electron micrograph) of a practical arrangement
5 corresponding to the circuit of Figure 1;

FIGURE 5 illustrates graphs of memory operation characteristics of the device, showing hysteresis;

FIGURE 6 illustrates an array of memory cells arranged in row and columns;

10 FIGURE 7a illustrates the source/drain voltage versus current characteristic for the multiple tunnel junction device shown in FIGURE 7b;

FIGURE 8a is a graph of the memory node voltage V as a function of the gate voltage V_g for a high value of the
15 Coulomb Blockade threshold limit V_{Ch} when a write pulse B_w is applied to the cell, to show that no data is written;

FIGURE 8b corresponds to Figure 8a, but with a lower Coulomb Blockade threshold limit V_{Cl} , for demonstrating that data is written into the cell in response to write pulse B_w ;

20 FIGURE 9 illustrates positive and negative going write pulses $\pm B_w$ (max);

FIGURE 10 illustrates an alternative memory cell array;

FIGURE 11 illustrates yet a further memory cell array, with a common output electrometer for each column;

25 FIGURE 12 is a partial schematic diagram of a further version of the memory cell in which a fixed side gate

- 7 -

voltage is applied to MTJ1;

FIGURE 13 is a graph of memory node voltage V versus applied gate voltage V_g to illustrate writing of data in the cell of Figure 12;

5 FIGURE 14 is a schematic circuit diagram of part of yet another version of the memory cell;

FIGURE 15 illustrates the writing of binary data 1 into the memory cell of Figure 14;

FIGURE 16 is a circuit diagram of yet another modification
10 to the memory cell;

FIGURE 17 illustrates a memory cell in which the electrometer is replaced by a field effect transistor (FET);

FIGURE 18 illustrates an alternative form of the δ -doped layer with a gate formed in the substrate;

15 FIGURE 19 is a schematic perspective view of another form of multiple tunnel junction device, formed on a silicon substrate;

FIGURE 20 is a longitudinal section through the device of Figure 19;

20 FIGURE 21 corresponds to Figure 20 illustrating a modification;

FIGURE 22 illustrates a further form of multiple tunnel junction device, which comprises a modification of the arrangement shown in Figure 19;

25 FIGURE 23 is a section through the device of Figure 22;

FIGURE 24 is a section, corresponding to Figure 23, showing

- 8 -

a modification;

FIGURE 25 illustrates a further version of a silicon-implemented multiple tunnel junction device;

FIGURE 26 is a section through the device of Figure 25;

5 FIGURE 27 is a section, corresponding to Figure 26, illustrating a modification;

FIGURES 28a-d illustrate plan views from the bottom to top layer of an example of a memory cell in accordance with the invention, which uses a planar multiple tunnel junction
10 device;

FIGURE 28e is a sectional view along I-I' shown in Figure 28d;

FIGURE 29 corresponds to Figure 28, but shows a vertically structured multiple tunnel junction device; and

15 FIGURE 30 is a graph of the storage time versus electron state characteristics of the memory node shown in Figure 4.

Referring to Figure 1, a memory device in accordance with the invention includes a memory cell 1 with a memory node
20 2. The voltage V of the memory node 2 is detected by an electrometer 3.

The memory cell 1 includes a side gated multiple tunnel junction device MTJ1 in series with a gate
25 capacitor C_g , connected to a source of gate voltage V_g . The side gate of MTJ1 is connected to a source of side

- 9 -

gate voltage V_{sg} . The voltage V at the memory node 2 depends both on the voltage V_g applied to the gate capacitor and also the charge stored on the node 2. Electron transfer to and from the node 2 is possible only through the multiple tunnelling junction MTJ1. As will be explained in more detail hereinafter, a multiple tunnel junction device can be considered as a number of series connected tunnelling junctions. As used herein, the term multiple tunnel junction device (MTJ) means a device with more than two series connected tunnelling junctions and the passage of single electrons through MTJ1 is prevented by Coulomb Blockade when the modulus of the charge $|Q|$ on one side of this device is less than a critical charge Q_c i.e. when $-Q_c < Q < Q_c$ where the critical charge is given by

$$Q_c = \frac{eC}{\Sigma C} \frac{(1+\Delta)}{2} \quad (1)$$

15

Here ΣC is the total capacitance $C + C_g + C_s$, where C_s is the capacitance of the MTJ1, C_g is the gate capacitance, and C is the stray capacitance; Δ determines a multi-state condition given by

$$\Delta = \frac{(N-1)}{N} \frac{(C_g + C_s)}{C} \quad (2)$$

20

where N is the number of tunnel junctions in MTJ1. The voltage V at the memory node is given by

- 10 -

$$V = \frac{e}{\Sigma C} \left(\frac{C_g V_g}{e} - n \right) \quad (3)$$

where n is the number of excess electrons on the node.

Equation (3) is plotted in Figure 2 and consists of a series of parallel lines for different values of n , shown in dotted outline. Within a Coulomb Blockade regime, $-Q_c/C < V < Q_c/C$, electrons cannot enter or exit the memory node 2 and the upper and lower limits of the voltage V of the memory node 2 that are set by Coulomb Blockade, $\pm Q_c/C$, are shown by chain lines in Figure 2. When V reaches the boundary of this Coulomb Blockade regime, one electron enters or leaves to keep the energy of the node 2 inside the Coulomb Blockage regime. By applying a gate-voltage pulse V_g with magnitude larger than $e\Delta/C_g$, the number of electrons on the memory node can be changed as will be explained in more detail hereinafter.

The resulting characteristic exhibits hysteresis and is represented by the solid line shown in Figure 2. Considering when the gate voltage is increased from the lowest value V_{g1} of the range shown in Figure 2, the characteristic moves along line (a) for which $n=-3$ (a shortfall of 3 electrons at the node 2) until the memory node voltage reaches the Coulomb Blockade limit Q_c/C . The

- 11 -

node 2 then gains an electron by virtue of the Coulomb Blockade effect, so the characteristic jumps to the line for $n=-2$, since the node voltage V is limited by Coulomb Blockade. As the gate voltage is progressively increased to
5 V_{gu} , its upper value, the electron state of the memory node progressively increases stepwise until a surplus of 3 electrons becomes established on the node 2, i.e. $n=3$. If the gate voltage V_g is then decreased, the voltage at memory node 2 decreases along line (b) for $n=3$, until the
10 lower Coulomb Blockade limit $-Q_c/C$ is reached, whereafter the electron state of the node changes stepwise to $n=-3$ as the gate voltage is reduced to its lower limit V_{gl} .

When the gate voltage V_g is at zero, the node 2 can thus
15 assume one of two stable states, for which, as shown in Figure 2, in this example, $n=\pm 2$, and this can be used as a memory.

In general, one bit of information can be represented by
20 $+n$ and $-n$ electron number states, where n is given by the integer part of $(\Delta+1)/2$. If the capacitances are chosen to satisfy the condition $\Delta < 1$, a binary code can be represented by the presence or absence of one electron.

25 A practical form of the memory cell 1 will now be described with reference to Figure 4. In order to utilise the

- 12 -

Coulomb Blockade effect, the structures must be made sufficiently small to make the charging energy larger than the thermal energy; the charging energy is proportional roughly inversely to the linear dimension. To realise a

5 suitable very small structure, a side-gate structure in δ -doped GaAs material may be used, as shown in Figure 3. An elongate electron channel 4 is formed in a δ -doped layer 5 which is situated 30 nm below the surface of a GaAs substrate 6 and is a few atomic layers in thickness.

10 The layer 5 is typically doped with Si to a concentration of $5 \times 10^{12} \text{ cm}^{-2}$ and the various layers are grown by MBE or MOCVD techniques. In both processes, the thickness of the dopant layer can be introduced into only one atomic layer, and the resulting material is said to be

15 δ -doped. Nakazato, K., Thornton, T.J., White, J., and Ahmed, H.: "Single-electron effects in a point contact using a side-gating in delta-doped layers", Appl. Phys. Lett., 1992, 61, 3145. A fine side-gated constriction 7 with a spaced side gate 8 is defined by

20 electron beam lithography and wet etching to a depth of 120nm to form the junction MTJ1. The resistance of the junction is controllable since the application of a negative voltage to the side gate 8 changes the electron Fermi energy and repels the electrons from the edge of

25 the electron channel.

- 13 -

As a specific example of the process parameters, the MTJ was formed by an etched constriction with a mask width of 500nm and length of 200 nm. The mask width at the narrowest part (i.e. side-gate to channel separation) was 300 nm. The pattern was defined by electron beam (EB) lithography and wet-etching. The EB exposure was performed on a 150 nm thick polymethylmetacrylate (PMMA) coated on the δ -doped GaAs wafer. After exposure, a 30 sec development process with a weak developer (methyl-isobutyl-ketone : isopropyl-alcohol = 1:5) was made in order to develop only the strongly exposed regions. After 20 sec O_2 plasma etch to remove residual resist, the δ -doped GaAs layers were etched using an $H_3PO_4 : H_2O_2 : H_2O = 1:2 : 40$ solution. The depth of the trench was controlled to 120 nm by adjusting the etch-time.

Figure 3a is a schematic enlarged view of the constriction 7 of the MTJ shown in Figure 3. It has been found that the characteristics of the MTJ can be explained by considering the conductive channel 4, in the region of the constriction 7, to comprise a plurality of conductive islands 7', between which electrons can tunnel, with the charge of the individual islands being limited by Coulomb Blockade. It can be shown that the sum of the effects of the individual islands 7' gives rise to a multiple tunnel junction. It is postulated that the tunnel barriers between the individual

- 14 -

islands are produced by channel impurities.

The same fabrication process can be used to produce the Coulomb Blockade electrometer 3 that detects the voltage on the memory node 2, as will become apparent from the following description of Figure 4.

In Figure 4, a scanning electron micrograph of a single-electron memory device corresponding to Figure 1, is shown. All of the components are formed by etching a δ -doped substrate according to the principles previously described. The dimensions of the configuration shown in Figure 4 are typically $30 \times 30 \mu\text{m}$. The memory cell 1 incorporates two multiple tunnel junctions MTJ1, MTJ2, fabricated as previously described, connected in series each with a respective constriction 7_1 , 7_2 and side gate 8_1 , 8_2 . The additional junction MTJ2 is for calibrating MTJ1, as will be described later.

The memory node 2 is provided at the series connection between the junctions MTJ1 and MTJ2 in the channel 4. The gate voltage is applied on channel 9 which cooperates with channel extensions 4a, b in the region of the memory node 2, to define the gate capacitor C_g . The electrometer MTJ3 includes a multi-tunnel junction fabricated in the same way as MTJ1 and MTJ2, with a source/drain channel 10 formed from

- 15 -

the δ -doped layer, including a constriction 7₃ having two associated side gates 11, 12. The gate 11 controls the source/drain current in the channel 10 as a function of the voltage V of the memory node 2. The gate 12 permits a bias voltage V_{eg} to be applied so that the electrometer can be biased to a linear operating region, such that the source-drain/current I_{ed} increases linearly with an increase in the node voltage V .

- 10 By applying a side-gate voltage to the side gate 8₁ to make the resistance of MTJ2 low, the characteristics of MTJ1 can be measured for calibration purposes - see Nakazato et al - supra. After such characterisation, MTJ2 is cut-off by applying a large negative voltage to its side gate 8₂.
- 15 In a specific example, the voltages applied to the gate 8₁, 8₂, of MTJ1 and MTJ2 are $V_{sg1} = -2$ to $-4V$ and $V_{sg2} = -3.5V$ (which produced cut-off). For electrometer MTJ3, suitable voltages are $V_{ed} = 20$ mv and $V_{eg} \approx 1.3$ to $2V$, to produce a linear response in which the source/drain current I_{ed}
- 20 typically ranges over 5-20 nA, in response to changes in the voltage V of the memory node 2.

The memory cell characteristics may be investigated by varying the gate voltage V_g and monitoring the electrometer

25 current I_{ed} .

- 16 -

The memory cell characteristics are shown in Figure 5, for three cycles of V_g between 0.5V and -0.5V and for one cycle between 0.25V and -0.25V. Clear and reproducible hysteresis was observed. Thus, by using the gate voltage V_g as a write voltage, logic levels 1 and 0 can be written onto the memory node 2.

From a rough estimation of capacitance, $C = 10\text{aF}$, $C_g = C_s = 1\text{fF}$ by the previously mentioned characterisation of MTJ1, so it can be determined that the upper and the lower branches of the graphs shown in Figure 5 at zero gate voltage $V_g = 0$ correspond to ± 100 electrons. A step-like characteristic in the measured curves indicates the entrance and exit of single electrons at the node 2.

15

Thus, a single-electron memory cell is provided using side-gated structures in a δ -doped layer. In the experimental structure shown in Figure 4, one bit of information is represented by $\pm n$ electron number states with $n \approx 100$. It is possible to reduce the number of electrons and represent the binary code with a single electron, for example, by redesigning capacitor C_g . The number of electrons used has a bearing on the maximum storage time that can be achieved, as will be discussed hereinafter.

25

- 17 -

The described device operates at low temperatures, typically 1K. However, if the structure is made at a scale of less than 5nm, the memory is operable at room temperature.

5

Examples of arrays of memory cells in accordance with the invention will now be described, in which the cells can be addressed individually for reading and writing operations. In the example of the invention shown in the preceding
10 Figures, the memory node 2 is switchable between its two memory states by varying the gate voltage V_g . However, it is also possible to switch the memory node by use of the side gate voltage V_{sg} or a combination of the gate voltage V_g and the voltage V_{sg} applied to the side gate 8 of MTJ1.

15

An example of an array of memory cells that operates in this way, will be described with reference to Figure 6. The configuration comprises a rectangular array of memory cells M_{nm} , which in this example is shown schematically as a 3 x
20 3 array arranged in rows and columns. The cell M_{00} will be considered in detail by way of example; all of the other memory cells are operated in the same way. The circuit of the cell M_{00} is substantially the same as that described in reference to Figure 1 and comprises a memory node 2 with a
25 gate capacitor C_g and a multiple tunnel junction MTJ1 having a side gate 8. The voltage of the memory node 2 is detected

- 18 -

by electrometer MTJ3.

Particular memory cells are selected on a row and column basis and thus memory cell M_{00} is written with information by means of a write-word line W_w that is connected to the side gates 8 of each memory cell in a particular row, and by means of a write-bit line B_w connected to the gate capacitors C_g of each memory cell in a particular column. Data is written into the memory node 2 of memory cells M_{00} when a write pulse is applied concurrently to the write-bit line B_w and the write-word line W_w connected to the cell.

In order to explain the writing operation, reference will now be made to Figures 7 and 8. In Figure 7a, a MTJ is shown schematically comprising multiple tunnel junctions connected between a source s and a drain d , and having a side gate 8 that receives a side gate voltage V_{sg} . The source-drain voltage/current characteristic is shown in Figure 7b, for two different values of gate voltage V_{sga} , V_{sgb} . As previously explained, the multiple tunnel junction MTJ exhibits Coulomb Blockade such that for a range of voltages :

$$- Q_c/C < V < Q_c/C \quad (4)$$

This can be restated as:

$$- V_c < V < V_c \quad (5)$$

- 19 -

- Referring to Figure 7b, it can be seen that the voltage-current characteristic is such that the current increases with applied voltage, except in the Coulomb Blockade region $-V_c < V < V_c$ where no current flows. The width of the Coulomb Blockade region can be controlled by the voltage applied to the side gate 8. This is illustrated schematically by the two curves for gate voltages V_{sga} and V_{sgb} , which respectively give rise to Coulomb Blockade regions of $2V_{cl}$ and $2V_{ch}$.
- Figure 8a shows a graph of the voltage V of the memory node 2 as a function of applied gate voltage V_g (in a manner corresponding to the graph of Figure 2) with the side gate voltage V_{sg} set to a value which produces a relatively high Coulomb Blockade threshold V_{ch} , whereas Figure 8b shows a corresponding situation when the Coulomb Blockade voltage is set to a lower value V_{cl} .
- As previously explained, a number of quantised electron states can occur at the memory node 2, which are plotted as a series of dotted lines in Figure 2, although these electron states cannot exist when the gate V_g is varied in an attempt to take the memory node voltage V beyond the Coulomb Blockade limit V_c .
- In Figure 8a and b, the characteristics for electron states at $n = -2$ to $n = +2$ are shown. In order to write information

- 20 -

into the memory cell M_{00} , the write-bit line B_w receives either a 0 or a 1 write pulse B_w (max) or $-B_w$ (max), as shown in Figure 9. These pulses are applied to the gate capacitor C_g and thus can alter the gate voltage V_g between upper and
5 lower limits V_{gu} , V_{gl} as shown in Figure 8.

Considering now the situation shown in Figure 8a, in which the Coulomb Blockade voltage V_c is set to a high value V_{ch} , i.e. when the write-word line W_w is not enabled. In this
10 case, if a write pulse $\pm B_w$ (max) is applied to the gate capacitor C_g none of the electron states $n = -2 \sim n = +2$ are dragged either above or below the Coulomb Blockade limit $\pm V_{ch}$ and therefore, the electron states existing at memory node 2 remain intact for the range $n = -2 \sim n = +2$.

15

However, when the write-word line W_w is enabled so that the Coulomb Blockade voltage threshold $\pm V_c$ is set to the lower limit $\pm V_{cl}$, data can be written into the memory cell, as can be seen from Figure 8b. In this case, when the write-bit
20 line B_w receives a "write 1" pulse $-B_w$ (max) the characteristics of all of the electron states that exist when $V_g = 0$, are dragged below the Coulomb Blockade threshold $-V_{cl}$, apart from the electron state $n = -2$. Therefore, only the electron state $n = -2$ can remain, which
25 can be used to represent binary data = 1.

- 21 -

Similarly, when a "write 0" pulse $+B_w$ (max) is applied, the electron states which exist at $V_g = 0$ are dragged upwardly such that at $+B_w$ (max) only the electron state $n = +2$ can exist, because the characteristics of the other states have
 5 extended above the upper Coulomb Blockade threshold limit V_{c1} and hence have been destroyed. Thus, only one electron state $n = +2$ remains in the cell, which can be used to represent binary 0.

10 Thus, binary 1 or 0 can be selectively written into the memory cell by enabling an appropriate row of the memory cells and then applying an appropriate "write 1" or "write 0" pulse to a corresponding write-bit line B_w . In the foregoing example, the electron states $n = \pm 2$ are used to
 15 represent binary 1 and 0. However, it will be appreciated that other electron number states could be used.

It can be shown that a suitable value of the write pulses B_w can be defined as follows:

20

$$(V_{ch} - V_{c1})\Sigma C/C_g > B_w(\max) > 2V_{c1}\Sigma C/C_g \quad (6)$$

In order to read information from a particular memory cell, the electrometer MTJ3 for the cell needs to be enabled.
 25 Referring to Figure 6, this is achieved by concurrently applying an enabling voltage to a read-word line W_r and a

- 22 -

read-bit line B_R . In this way, the memory cell M_{00} has its electrometer MTJ3 selectively enabled so that an output current indicative of the binary state of the memory node 2 is produced on the read-bit line B_R . Appropriate output
5 circuitry (not shown) may be used in a manner known *per se* to process the output from the read-bit lines B_R .

Thus, in use, a particular row of the memory cell array can be selected by enabling the read-word line W_R associated
10 with the row and the state of the various cells in the row can be determined from the outputs of the individual read-bit lines B_R .

Another example of the memory cell is shown in Figure 10 in
15 which like components are given the same reference numbers as in Figure 6. The connection of the memory cell is slightly different; the device MTJ1 is connected between the write-bit line B_W and the memory node 2 instead of the gate capacitor C_g which instead is connected to earth. The
20 operation of the array is similar to that of Figure 6.

In the memory cells shown in Figure 6 and 10, an individual electrometer MTJ3 is provided in each memory cell, the electrometers being associated with read-word lines and
25 read-bit lines W_R , B_R . However, as shown in Figure 11, it is possible to use a single electrometer with each column of

- 23 -

the array rather than include an electrometer in each memory cell, which substantially simplifies the structure. Thus, associated with each row and column is an individual bit line B and word line W. Associated with each bit line is a sequence of side gated multiple tunnel junction devices MTJ4-6, connected as shown. In order to write information into a particular cell, a suitable word line W is enabled for the cell concerned so as to apply a suitable side gate voltage to MTJ1. Additionally, MTJ4 is opened by applying a side gate voltage S_w to its side gate so that a write-bit bias B can be applied to the bit line, the bias B having a value corresponding to binary 1 or 0, so as to set the electron state of memory node 2 to define binary 1 or 0, in the manner previously described with reference to Figures 6 to 10.

In order to read information from the cell, the word line is again enabled. Additionally, a switching voltage S_R is applied to the side gate of MTJ 5 to open the device and a clocking waveform C is applied to the bit line through a capacitor C_{out} . As a result, electrons are transferred from the memory node 2 to output node 13, depending upon the electron state of the memory node 2. The electron state of the output node 13 is connected to the side gate of MTJ6 so as to provide an output on the source/drain path thereof.

- 24 -

An alternative configuration for the memory cell is shown in Figure 12. Only the part of the cell necessary to achieve writing is shown and the reading arrangement, for example MTJ3 and its associated connections are omitted for the purposes of clarity. The memory cell includes the multiple tunnel junction device MTJ1, which, in this case, has its side gate 8 connected to receive a fixed voltage V_f from a source not shown. The memory node 2 is connected to word-line W_w and bit-line B_w by respective word and bit capacitors C_w and C_b , as shown.

Figure 13a and b illustrates a process for writing data into the memory cell. It will be appreciated that the gate voltage applied to the memory cell results from a combination of the voltages applied to the word line W_w and the bit line B_w . When appropriate voltages are applied to both of the lines, information is written into the cell whereas if an enabling voltage is applied to only one of the line, information in the cell is not changed.

20

Referring to Figure 13a, this illustrates a graph of the memory node voltage V versus the gate voltage V_g . The upper and lower Coulomb Blockade limit voltages V_c are shown by dotted lines. It will be appreciated that V_c is fixed for this memory cell due to the fixed gate voltage V_f applied to gate 8. Thus, at zero gate voltage, a number of stable

- 25 -

electron states $+n \sim -n$ can occur at the memory node 2, for which the states $1 \sim n$ represent binary code 1 whereas states $1 \sim -n$ represent binary 0. In Figure 13, $|n|=2$, by way of example. In Figure 13a, when information is written into the cell, an enabling voltage is applied to both the word line W_w and the bit line B_w , which results in a relatively large negative going gate voltage V_g given as follows: $V_g = C_b V_b + C_w V_w$. This relatively large gate voltage drags the characteristic of each of the electron states, apart from state $-n$, below the Coulomb Blockade threshold $-V_c$. Thus, only the state $-n$ can exist and therefore binary 1 has been written into the cell. If enabling pulses of opposite sign are applied to the word line W_w and the bit line B_w simultaneously, the electron states that exist at $V_g = 0$ are dragged upwardly towards the upper Coulomb Blockade threshold V_c , such that only the electron state $+n$ can exist, the other states having been destroyed by the operation of the Coulomb Blockade threshold. In this way binary 0 can be written into the cell. The gate voltage V_g is then returned to 0 and as a result, either binary 1 or 0 has been written into the memory cell.

Referring to Figure 13b this shows the situation when only one of the word or bit lines W_w or B_w receive an enabling pulse. The electron states are shifted from the voltage values at $V_g = 0$ but they are not shifted either above or

- 26 -

below the threshold voltages $\pm V_c$ so that none of the electron states are destroyed and hence information is not written into the cell.

- 5 The relationship between the write voltages V_w and V_b that are applied to the word and bit lines to achieve the writing of data can be summarised as follows

$$C_w V_w + C_b V_b + ne \leq -\Sigma C V_c \quad (7)$$

$$10 \quad - \Sigma C V_c \leq C_w V_w + ne \quad (8)$$

$$- \Sigma C V_c \leq C_b V_b + ne \quad (9)$$

Another modification is shown in Figure 14, in which the multiple tunnel junction device MTJ1 is provided with a fixed side-gate voltage V_f having its source drain path connected between the bit line W_b and the memory node 2, which, in turn is connected between the word line W_w and ground by series capacitors C_1 C_2 which act as gate capacitors.

20

The manner in which a binary 1 can be written into the memory cell of Figure 14 will now be described with reference to Figure 15. Prior to the writing process, the word and bit lines are kept at ground level and during the write process, they receive respective bias voltages V_b and V_w on the bit and word lines respectively. Figures 15a, b

- 27 -

and c show successive stages in the writing process. Figure 15 illustrates the voltage V of the memory node 2 as a function of V_w (which corresponds to V_z of the previous Figures). In Figure 15, white circles illustrate permitted electron states before the step and black circles illustrate the electron states after the step.

Referring to Figure 15a, when a negative voltage V_w is applied to the word line the electron states are shifted negatively but all of the states remain stable since they are not dragged below the lower Coulomb Blockade threshold $-V_c$. In a second step shown in Figure 15b, a positive going voltage V_b is applied to the bit line W_b and as a result, all of the electron states, apart the uppermost state $-n$, is destroyed thereby writing data into the memory cell. The word and bit lines are then returned to zero voltage as shown in Figure 15c, as a result of which only one electron state, representing binary 1 remains in the cell. It will be appreciated that by applying inverse voltages to the word and bit lines, a corresponding writing of binary 0 can be achieved so as to destroy all electron states apart from state $+n$.

Yet another memory cell configuration is shown in Figure 16. This includes two multi-tunnel junction devices MTJ1, MTJ2 connected in series between the word line W_w , the memory

- 28 -

node 2 and ground, the gate capacitance C_g being connected between the bit line W_b and the memory node. Data is written into the cell in the same manner as described with reference to Figures 14 and 15.

5

As previously stated, the arrangements for reading the cells shown in Figures 12, 14 and 16 have been omitted and it is possible to include an electrometer MTJ3 as described with reference to Figures 6 and 10 in each memory cell. As an
10 alternative, a field effect transistor (FET) can be used to detect the electron state of the memory node 2, as shown in Figure 17, which shows a development of Figure 12 with a FET for detecting the electron state of the memory node 2.

15 Also, a common electrometer configuration as shown in Figure 11 can be used with any of the foregoing cells.

Considering now the physical structure of the MTJs, the previously described examples are produced by selective
20 etching of a δ -doped layer. However many modifications and variations are possible. For example, as shown in Figure 18, the side gate for the MTJ need not necessarily be formed from a spaced portion of the δ -doped layer. Instead, it may comprise an underlying conductive layer, for example doped
25 layer 14 shown in Figure 18.

- 29 -

Furthermore, the MTJ need not necessarily be constructed from a δ -doped layer as previously described. Other configurations are possible and an alternative method of producing variable-resistance tunnel junctions is to use a split-gate method with modulation-doped structures as described in Kouwenhoven, L.P., Johnson, A.T., van der Vaart, N.C., van der Enden, A., Harmans, C.J.P.M. and Foxon, C.T.,: "Quantised current in a quantum dot turnstile", Z. Phys. B - Condensed Matter, 1991, 85, pp 381-388. However, the δ -doped structure has several advantages with respect to split-gate structures. Firstly, the stray capacitance C_s can be reduced because the material surrounding the memory node is etched away, resulting in reduced capacitance, which is important for the control of the multi-stability factor Δ given by equation (2). Secondly, the depletion regions become small due to the high carrier concentration in the δ -doped layer, thereby reducing the device size. Thirdly, the same process can be used, without additional steps, to make a wide range of capacitors coupled to the channel 4. Fourthly, as previously discussed it has been found that a single constriction results in the formation of several tunnel junctions, possibly because of the formation of tunnel barriers by impurities, and this is convenient for realising the memory structure and for reducing co-tunnelling effects.

- 30 -

Some alternative MTJ structures will now be described. Referring to Figure 19 and 20, there is shown a silicon implemented structure which is in general terms similar to a conventional MOS transistor structure, but with an interdigitated side gate that gives rise to an MTJ structure. The device can conveniently be implemented using Si fabrication techniques although other fabrication technologies could be used. Referring to Figures 19 and 20, the MTJ comprises a Si substrate 16 with an SiO₂ overlayer 17 containing a conductive channel 18 that extends between highly doped source and drain regions 19, 20, provided with metallic contacts 21, 22. The channel is overlaid by a conductive polysilicon side gate 23 which includes a plurality of parallel spaced finger members or digitations 24 which may be defined by electron beam lithography and are separated from the channel by an insulating oxide region 26. In use, a voltage is applied to the gate 23 and the digitations 24 produce spaced depletion regions 25 in the channel 18. Thus, the channel includes alternating conductive and non-conductive portions between the source and drain regions 19, 20. The non-conductive depletion regions 25 constitute tunnelling barriers and it can be seen that electrically, the configuration is analogous to the multiple island arrangement shown in Figure 3a, so that the device operates as an MTJ.

- 31 -

In a modification shown in Figure 21, the doping profile is so arranged that conductive portions of the channel 18 are formed to underlie the polycrystalline silicon digitations 24 of the gate 23 and non conductive channel portions are provided between the digitations. Since the resulting channel comprises a sequence of conducting and non-conductive portions, the structure gives rise to multiple tunnel junctions arranged in series so as to provide the MTJ. The source, drain and channel regions may be formed by conventional lithographic techniques but the digitations 24 may be produced by electron beam lithography such that the digitations are typically of the order of 10nm in width, with equal spacing. For appropriate electron beam techniques, reference is directed to W. Chen and H. Ahmed, Fabrication of 5-7nm wide etched lines in silicon using 100keV electron beam lithography and polymethylmethacrylate resist" Appl. Phys. Lett. vol. 62, p 1499, 1993.

Referring now to Figures 22 and 23, this shows a modification in which the digitations are produced by firstly laying stripes of non-doped polysilicon or silicon dioxide over the channel and then forming a polysilicon gate which overlies the stripes. The effect is to spatially modulate the conductivity of the channel to provide non-conducting portions 25 thereby to produce the MTJ, as can be seen clearly in the cross section of Figure 23.

- 32 -

A modification to Figure 23 is shown in Figure 24 in which the dopant concentrations are so arranged that the depletion regions occur underneath the polysilicon stripes 27 rather than under the digitations 24.

5

Yet another structure is shown in Figures 25 and 26, in which polysilicon or doped silicon is provided as a channel, overlying an insulating SiO_2 layer. This structure is resistant to soft errors produced by α particles creating
10 electron-hole pairs in the semiconductor. The device consists of a silicon substrate 16 with an SiO_2 overlayer 17 on which is formed an overlying channel 28 of polysilicon or appropriately doped conductive silicon and provided with source and drain contacts 29, 30. A gate 31 provided with
15 digitations 32 of polysilicon, insulated from the channel 28 by a SiO_2 layer 33 (Figure 26), produces a series of spaced depletion regions along the channel thereby to provide the MTJ structure. This arrangement can be seen from Figure 26 which is a section along the length of the channel.

20

A modification is shown in Figure 27 in which the overlying gate is provided with a ribbed configuration 34 to produce the effect provided by the digitations 32 of Figures 25 and 26.

25

Referring now to Figure 28, this illustrates schematically

- 33 -

a memory cell corresponding to the circuit diagram of Figure 17, constructed using Si fabrication techniques. Figures 28a-d are plan views from the bottom to the top layer of the device, which is shown in section in Figure 28e. A key to the various materials is shown in the drawings. MTJ1 is constituted by a constriction shown on the left hand side of Figures 28a. The FET is constituted by a MOS transistor on the right side of Figure 28a. Capacitors C_w and C_b are constituted by between the poly-Si and metal 1. The fixed voltage V_f is applied to MTJ1 through the substrate. The ground level to the MTJ1 is connected to the read-word line W_R . The various read and write lines W_w , W_R , B_w and B_R are shown in the drawings.

In Figure 29, a similar configuration is shown in which the MTJ is constituted by a vertical structure. As example of a vertical multi-layered MTJ is described in British Patent Application 9320665.4 filed on 15th October 1993.

The required operating conditions for the MTJ will now be considered. From the experiments using the device in Figure 4, the device parameters were obtained and the storage time is presented in Figure 30 based on these parameters. the measured storage time was also explained by this calculation. In Figure 30, the solid lines show the intrinsic storage time with a parameter γ given by

- 34 -

$e^2/(2Ck_B T)$, where k_B is the Boltzmann constant and T is the temperature. The dotted lines show co-tunnelling time, and N is the number of tunnel junctions in the MTJ. The maximum number of electrons in Coulomb Blockade region, n_{\max} , is 10
5 in this case. Near n_{\max} , storage time is relatively short, but a storage time longer than 1sec is obtained when $n=n_{\max}/4$, $\gamma \geq 200$, and $N \geq 5$. At room temperature, this condition implies that the capacitance of the MTJ should be lower than 0.02 aF, and the number of tunnel junctions in the MTJ is
10 preferably larger than 5.

Conventional high density semiconductor memory is mainly dynamic random access memory (DRAM). However, the information in DRAM must be refreshed constantly and
15 therefore consumes the electric power. To avoid this problem, static random access memory (SRAM) is often used instead of DRAM in mobile computers in which power consumption is one of the most key items of performance, although the memory capacity is low and the price is
20 expensive because the memory cell structure is complicated in SRAM.

When a future DRAM with higher memory capacity is envisaged the power consumption becomes larger and in the worst case
25 it will not operate. For current designs of DRAM cell (16 Mbit memory), the storage time t is 1 msec and information

- 35 -

must be refreshed within this storage time. Since only one row of memory cells can be refreshed at a time, the refreshment of one cell must be finished within 250 nsec in the 16 Mbit case. If a 16 Gbit DRAM is considered, the
5 situation becomes worse and it can be shown that the refreshment of one cell must be finished within 0.08 nsec. This is beyond the current operation speed of the peripheral circuits, for which, at present, the switching time is ~10 nsec. Even if the peripheral circuits can operate at the
10 required speed, the power consumption will become extremely large.

In the present invention, the leakage current becomes extremely low and therefore the refreshment time can be
15 longer than 100 sec, which has been demonstrated by the structure shown in Figure 4. This longer storage reduces the frequency of refreshment and so the power consumption can approach that of a SRAM.

CLAIMS

- 5 1. A memory device including a memory cell that comprises:
a memory node (2) for storing charge;
means for providing a tunnel barrier configuration
(MTJ1) for charge carriers, coupled to the memory node in
such a manner that the node exhibits first and second
10 quantised memory states for which the level of stored charge
is limited by Coulomb Blockade;
gate means (8) for producing a field that influences
the tunnel barrier configuration; and
control means (V_{sg}, V_g) for controlling the probability
15 of charge carriers tunnelling through the tunnel barrier
configuration to produce a transition between the quantised
states at the node.
2. A device according to claim 1 including capacitor means
20 (C_g) coupled to the memory node, the control means including
means for applying a voltage (V_g) across the gate capacitor
means, for controlling the probability of charge tunnelling
through the barrier means to produce said transition between
quantised states at the node.
- 25
3. A device according to claim 1 or 2 wherein the control

- 37 -

means includes means (V_{sg}) for controlling the field produced by the gate means (8), for controlling the probability of charge tunnelling through the barrier means to produce said transition between quantised states at the node.

5

4. A device according to any preceding claim including means for providing a further tunnel barrier configuration (MTJ2) coupled to the memory node.

10 5. A device according to claim 4 including further gate means (8_2) for producing a field that influences said further tunnel barrier configuration.

6. A device according to any preceding claim including
15 output means for providing a logical output signal in response to the memory state of the memory node.

7. A device according to claim 6 wherein the output means comprises an electrometer (MTJ3).

20

8. A device according to any preceding claim including a plurality of the memory cells (M_{mn}).

9. A device according to claim 8 wherein the memory cells
25 are arranged in rows and columns, with a plurality of address lines (W_w, B_w) associated with the rows and columns

- 38 -

respectively, at least one said cell including first and second means responsive to predetermined combinations of control potentials on the address lines for a row and column associated with the cell, for individually switching the
5 cell between said first and second states.

10. A device according to claim 9 wherein the cell includes a side gated MTJ with a source-drain path coupled to the memory node, means defining a gate capacitor (C_g) coupled
10 between the memory node (2) and one of the column and row address lines (B_w) associated with the cell, the side gate (8) of the MTJ being coupled to the other of the address lines (W_w) associated with the cell.

15 11. A device according to claim 9 wherein the cell includes a side gated MTJ with a source-drain path coupled to the memory node (2) and one of the column and row address lines (B_w) associated with the cell, the side gate (8) of the MTJ being coupled to the other of the address lines (W_w)
20 associated with the cell, and means defining a gate capacitor (C_g) coupled to the memory node.

12. A device according to claim 9 wherein the cell includes a side gated MTJ with a source-drain path coupled to the
25 memory node, the side gate of the MTJ being coupled to a fixed voltage source (V_f), means defining a first gate

- 39 -

capacitor (C_B) coupled between the memory node (2) and the column address line (B_W) for the cell, and means defining a second gate capacitor (C_W) coupled between the memory node (W_W) and the row address line for the cell.

5

13. A device according to claim 9 wherein the cell includes a side gated MTJ with a source-drain path coupled to the memory node (2) and one of the column and row address lines (W_W) for the cell, the side gate of the MTJ being coupled
10 to a fixed voltage source (V_f), means defining a gate capacitor (C_1) coupled between the memory node and the other of the column and row address lines for the cell.

14. A device according to claim 9 wherein the cell includes
15 first and second side gated MTJs ($MTJ1, MTJ2$) each with a source-drain path coupled to the memory node (2) and their side gates coupled to a fixed voltage source (V_f), the source-drain path of one of the MTJs ($MTJ2$) being coupled to one of the column and row address lines (W_W) associated with
20 the cell, and means defining a gate capacitor (C_g) coupled between the memory node and the other of the column and row address lines (W_B) for the cell.

15. A device according to any one of claims 9 to 14
25 including an output means ($MTJ3, FET$) within each of the cells for providing a logical output signal in response to

- 40 -

the memory state of the cells respectively.

16. A device according to claim 15 wherein each said output means comprises a device with a source-drain path and a gate
5 coupled to the memory node, the array including column and row reading lines (W_R, B_R), the source-drain path of the output means being coupled between the column and row reading lines associated with the cell.
- 10 17. A device according to claim 16 wherein the output means comprises a side gated MTJ (MTJ3) whereby the source-drain current thereof is modulated in dependence upon the memory state of the memory node.
- 15 18. A device according to claim 16 wherein the output means comprises a FET.
19. A device according to claim 16, 17 or 18 including means for applying selective reading address signals to the
20 reading lines to address the cells individually.
20. A device according to any preceding claim wherein the means providing the tunnel barrier configuration includes a conductive channel (4) that has been formed by selective
25 etching and lithography from a δ doped layer in a substrate, the channel including a region of constricted width (7)

- 41 -

which exhibits the characteristics of a MTJ.

21. A device according to claim 20 including side gate means (8) adjacent the constricted region.

5

22. A device according to claim 21 wherein the side gate means (8) comprises a portion of the delta doped layer spaced from the channel.

10 23. A device according to claim 21 wherein the side gate means comprises a further conductive layer (14) within the substrate.

24. A device according to any one of claims 1 to 19 wherein
15 the means for providing the tunnel barrier configuration comprises a source (21), a drain (22), a channel (18) extending from the source to the drain, and a gate (23) that includes a plurality of regions (24) which induce spaced depletion regions (25) in the channel to provide said tunnel
20 barrier configuration.

25. A device according to claim 24 wherein the gate regions comprise spaced digitations (24).

25 26. A device according to claim 24 wherein the gate regions comprise spaced gate thickness modulations.

- 42 -

27. A memory device including a memory cell that comprises:
a memory node (2) for storing charge;

means for providing a multiple tunnel barrier
configuration (MTJ1) for charge carriers, coupled to the
5 memory node, in such a manner that the node exhibits first
and second quantised memory states for which the level of
stored charge is limited by Coulomb Blockade; and

control means for controlling the probability of charge
carriers tunnelling through the tunnel barrier configuration
10 to produce a transition between the quantised states at the
node, including first (V_{sg}) and second means (V_g) for applying
respective control potentials to the cell, the node being
switched between said first and second states in response to
predetermined combinations of said control potentials.

15

28. A device according to claim 27 wherein the means for
providing the multiple tunnel barrier configuration includes
a side gate (8).

20

1/13

FIG. 1







FIG. 2




2/13

**FIG. 5**

3/13

FIG. 3a



4/13

FIG. 6





FIG. 9



5/13







FIG.11





FIG.10



7/13

FIG. 12




FIG. 13a





FIG. 13b



8/13




FIG. 14

FIG. 15





FIG. 16



9/13




FIG. 17





FIG. 18

FIG. 30



10/13

FIG. 19




FIG. 20





FIG. 21



11/13

FIG. 22




FIG. 23





FIG. 24



12/13

FIG. 25




FIG. 26





FIG. 27



13/13

FIG. 28





FIG. 29



INTERNATIONAL SEARCH REPORT

International Application No.
PCT/GB 93/02581

A. CLASSIFICATION OF SUBJECT MATTER
IPC 5 G11C11/404 G11C11/44

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
IPC 5 G11C

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US,A,3 643 237 (ANACKER) 15 February 1972 see the whole document ---	1
P,X	ELECTRONICS LETTERS vol. 29, no. 4, 18 February 1993 pages 384 - 385 NAKAZATO ET AL 'SINGLE -ELECTRON MEMORY' see the whole document ---	1
A	US,A,3 259 759 (GIAEVER ET AL) see the whole document ---	1
A	GB,A,2 256 313 (HITACHI) 2 December 1992 see the whole document ---	1
A	US,A,4 103 312 (CHANG ET AL) 25 July 1978 see the whole document ---	1
-/--		

☒ Further documents are listed in the continuation of box C.

☒ Patent family members are listed in annex.

* Special categories of cited documents :

- *A* document defining the general state of the art which is not considered to be of particular relevance
- *B* earlier document but published on or after the international filing date
- *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- *O* document referring to an oral disclosure, use, exhibition or other means
- *P* document published prior to the international filing date but later than the priority date claimed

- *T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- *X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- *Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
- *Z* document member of the same patent family

Date of the actual completion of the international search

5 April 1994

Date of mailing of the international search report

18.04.94

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax (+31-70) 340-3016

Authorized officer

Degraeve, L

INTERNATIONAL SEARCH REPORT

International Application No.
PCT/GB 93/02581

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US,A,3 882 472 (SMITH) 6 May 1975 see the whole document ----	1
A	US,A,3 986 180 (CADE) 12 October 1976 see the whole document -----	1

INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No.

PCT/GB 93/02581

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US-A-3643237	15-02-72	DE-A- 2064522 FR-A- 2099025 GB-A- 1320235	01-07-71 10-03-72 13-06-73
US-A-3259759		DE-B- 1275220 FR-E- 82555 FR-A- 1294062 GB-A- 990516 US-A- 3116427	
GB-A-2256313	02-12-92	NONE	
US-A-4103312	25-07-78	DE-A- 2803795 FR-A, B 2394142 GB-A- 1595878 JP-C- 1132713 JP-A- 54004539 JP-B- 57023353 NL-A- 7806183 SE-B- 418917 SE-A- 7802625	14-12-78 05-01-79 19-08-81 27-01-83 13-01-79 18-05-82 12-12-78 29-06-81 10-12-78
US-A-3882472	06-05-75	NONE	
US-A-3986180	12-10-76	CA-A- 1085053 DE-A, C 2632036 FR-A, B 2325149 GB-A- 1505618 JP-C- 1147125 JP-B- 57038992 JP-A- 57066594 JP-C- 1181658 JP-A- 52039387 JP-B- 58011105 NL-A- 7609702 SE-B- 413819 SE-A- 7610137	02-09-80 31-03-77 15-04-77 30-03-78 26-05-83 18-08-82 22-04-82 09-12-83 26-03-77 01-03-83 24-03-77 23-06-80 23-03-77